Abstract-We report on design, fabrication, characterization, and modeling of a photoimpedance sensor employing fully depleted silicon-on-insulator. For a given frequency of measurement, the capacitive impedance shows a high sensitivity to light for a relatively narrow range of the incident power density (approximately two orders of magnitude). Increasing the measurement frequency shifts this range to higher power densities and can be used to tune the sensitivity of the sensor to a certain intensity range. Furthermore, the frequency of measurement can be swept to yield an overall wide dynamic range without sacrificing the sensitivity at individual frequencies. This device could be made a part of the tank of an LC oscillator to emit to a frequency-modulated RF signal in response to illumination.
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I. INTRODUCTION
W ITH the emergence of smart LED systems for lighting, there is growing interest in the development of adaptive wireless optical sensors with a high dynamic range, color discrimination, tunable sensitivity, and angular discrimination. The conventional light sensors include photoresistive sensors (photoconductors) and photodiodes [1] , [2] and photocapacitive sensors employing Schottky junctions or MOS structures [3] - [10] . The impedance of the photocapacitive sensors depends on frequency (in the ac mode of operation). This allows the use of the impedance frequency dispersion as an additional sensing degree of freedom to tune the sensitivity and dynamic range of the sensor. We demonstrated the concept of a photoimpedance (hybrid photoresistive-photocapacitive) sensor implemented using cadmium sulfide [11] with two fixed capacitors being coupled through a gated photoconductive region. Our simulations showed that this concept can be extended to silicon by employing a MOS capacitor as the coupling element between the two fixed capacitors (see Fig. 1 very well understood characteristics of the MOS structure and makes the device suited for the standard industrial microfabrication technologies. Our simulations also showed that a fully depleted siliconon-insulator (FDSOI) substrate fares much better than a bulk silicon substrate for this device. In this paper, we report on design, fabrication, characterization, and modeling of a photoimpedance sensor employing FDSOI. Although this sensor could also be used as a dc mode photoresistive sensor, the focus of this paper is on the ac mode photocapacitive operation demonstrating more than five orders of magnitude dynamic range with sensitivity that could be tuned to the intensity of interest. Fig. 1 shows the schematic of the device structure, which consists of two fixed geometric capacitances coupled through a gated semiconductor (MOS) region. The fixed capacitances are formed by the two gate metal-dielectric-substrate metal structures. The output of the sensor is the device capacitance (C device ) measured between one of the substrate metal pads and the gate metal. The MOS region in this device serves two functions. First, with an appropriate gate bias, the semiconductor region under the gate could be depleted, thereby increasing the resistance coupling the fixed capacitances, and second, it introduces its own capacitance in parallel with the fixed capacitances. Under illumination, both the MOS capacitance and the coupling resistance are modified, resulting in a change in the device capacitive impedance and its frequency dispersion characteristics. In the dc mode, the resistance between the two substrate pads serves as the output.
II. DEVICE DESIGN
Compared with the device using a similar concept and implemented using cadmium sulfide [11] , this sensor is 0018-9383 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. superior due to the unique characteristics of MOS in silicon.
In the Si-based device, the semiconductor region could be depleted of carriers by the application of gate bias very effectively. Combined with FDSOI, this feature can lead us to a higher dark resistance between the geometric capacitors leading to better isolation. As a result, for an equivalent device, we could expect a larger dynamic range in the silicon device, as compared with cadmium sulfide. Our results show that the device characteristics in silicon could be explained based on a more physical model of the device which is presented in this paper.
III. DEVICE FABRICATION
An SOI substrate was used for the fabrication of this device. The device layer of the SOI substrate was 6-μm thick with p-type (boron) doping of approximately 5 × 10 12 cm −3 allowing it to be fully depleted under the field effect. A thermal oxide layer of ∼240-nm thick was grown on the SOI substrate. The substrate metal pads were formed by lifting off 60-nm aluminum capped with 80-nm nickel. Next, a blanket silicon dioxide layer 220 nm thick was deposited using plasma enhanced chemical vapor deposition employing tetraethylorthosilicate (TEOS), to serve as the dielectric for geometric capacitors and the additional dielectric for the MOS structure. An approximately 150-nm-thick layer of sputtered indium tin oxide (ITO) served as the transparent gate. The sheet resistance of the gate layer measured after deposition using the four probe technique was ∼40 /sq with the transmittance over 80% for the visible spectrum. Next, the gate ITO layer was patterned using dry etching, and the deposited oxide was etched to access the substrate pads. The sample was annealed at 400°C for 40 min in a reducing environment (N 2 + H 2 ) to reduce the trap density introduced in the oxide during the processing. Fig. 2 shows the schematic cross section of the device and displays the different structural parameters.
The device had a circular structure, and the areas of the geometric capacitances and the MOS capacitance were each ∼0.01 cm 2 . The expected capacitance values were thus ∼160 pF for the geometric capacitances and ∼75 pF for the MOS capacitance. 
IV. CHARACTERIZATION
The ac impedance was measured between the gate and the one of the substrate pads under different illumination conditions using Agilent E4980A precision LCR meter. For variable illumination, a xenon lamp source and neutral density filters were employed. The incident power density was varied over six orders of magnitude with the highest power density of ∼750 W/m 2 . The current-voltage (I -V ) characteristics across the two substrate pads were measured at different power densities using a Keithley 2400 source meter. Fig. 3 shows the small signal device capacitance measured as a function of the gate voltage bias at different frequencies under dark. The capacitance-voltage (C-V ) characteristics resemble those of a p-type MOS capacitor, showing accumulation at negative gate biases and depletion at positive gate biases as well as the frequency dependence in these regimes. The capacitance is the most sensitive to frequency at large positive gate bias, corresponding to the inversion regime of the MOS capacitor. Fig. 4 shows the frequency dispersion of the device capacitance measured at a gate bias of 10 V, corresponding to the inversion region of the MOS capacitor. As seen, the frequency dispersion curves shift to higher frequencies at higher incident power densities. Fig. 5 shows the dependence of device capacitance on incident power density for the different measurement frequencies. As seen, for a given measurement frequency, the capacitive photoimpedance shows high sensitivity to light for a relatively narrow range of the incident power density (approximately two orders of magnitude). Increasing the measurement frequency shifts this range to higher power densities and can be used to tune the sensitivity of the sensor to a certain intensity range. Furthermore, the frequency of measurement can be swept to yield an overall wide dynamic range without sacrificing the sensitivity at individual frequencies. Fig. 6 shows the I -V characteristics measured across the two substrate contacts under different incident power densities. These characteristics correspond to two back to back Schottky diodes. The asymmetry is ascribed to the asymmetric perimeters of the two contacts (as the pads are concentric rings). The current increases as the incident power density is increased. This is due to the decrease in the series resistance between the contacts through the device layer as well as due to the increase in the generation current flowing through the reverse biased junction. Hence, the device could also be used as a conventional dc mode metal-semiconductor-metal (MSM) sensor.
V. DISCUSSION
An MOS capacitor biased in inversion can be represented by the equivalent circuit shown in Fig. 7(a) [3] , [4] , [13] . Here, the capacitance C ox is the oxide capacitance, C dep is the depletion capacitance, and R dep represents the effective small signal resistance of the depletion region, which is related to the generation of carriers. This resistance of the depletion region is affected by incident light as it changes the effective carrier generation lifetime [13] . The results presented earlier can be qualitatively explained by employing the equivalent circuit diagram of the device incorporating this equivalent circuit for the MOS capacitor. (For a more accurate description, this device should be represented by a distributed network of resistances and capacitances.) Fig. 7(b) shows the equivalent circuit of the entire device. Based on our model and the measured data, we concluded that interface and border traps do not play a crucial role during the operation in strong inversion, and the device behavior could be explained well with the dispersion arising due to generation-recombination of carriers.
In the equivalent circuit of the device, R s and C s are related to R dep and C dep , respectively, in the MOS equivalent shown in Fig. 7(a) . Under the conditions of full depletion, the depletion due to MOS merges with depletion due to the substrate pads, and as a result, the depletion resistance of the MOS is also related to the coupling resistance between the two substrate pads. C g represents the value of fixed geometric capacitances and C ox is the oxide capacitance for the MOS structure.
This circuit model allows estimating the device response. In the dark, the resistances R s are large and are infinite in the limit, whereas under a strong illumination, the resistances are small and go to zero in the limit. Fig. 8 shows the equivalent circuits for these two limiting cases.
The same limits can be reproduced by varying the frequency instead of varying the illumination conditions. At low frequencies, the impedances contributed by the capacitances are high, and as a result, the capacitances C s are shunted by Equivalent circuit of the device under (a) dark and (b) strong illumination conditions. the resistances R s , leading to a situation similar to that in Fig. 7(b) . At high frequencies, the capacitances C s effectively shunt the resistances R s , and the situation similar to that corresponding to Fig. 8(a) is achieved. Thus, the incident power density and the ac frequency compete in determining the device impedance. This competition explains the behavior of the device capacitance shown in Fig. 5 .
The lower limit of the device capacitance (at low power densities or high frequencies) is close to C g , but slightly higher as other capacitances do contribute in parallel to C g [ Fig. 8(a) ]. The upper limit of the device capacitance (at high power densities or low frequencies) is ∼2C g + C ox [ Fig. 8(b) ]. The floor and the ceiling of the device capacitance are determined by the dimensions of the individual capacitances. Using an asymmetrical structure with different dielectric thicknesses for different capacitances could provide an additional opportunity to optimize the device design at the expense of a possibly more complicated fabrication procedure. The device geometry, including the distance between the substrate pads and the areas of the substrate pads, could be more easily varied to optimize the capacitance swing and sensitivity of the device.
To check the validity of our model, we estimated the coupling resistance R s , the I -V characteristics taken across the two substrate pads. The resistance of interest is the differential resistance at zero bias under conditions of full depletion. Since the second substrate pad is kept floating in the intended device operation, it should self-bias to a voltage, such that the open circuit photovoltage of the two Schottky junctions cancels. If the substrate contacts are identical, the second substrate contact would bias itself to the voltage of the first substrate contact, which is at 0 V (neglecting a small photovoltage that may arise due to a slight unintentional asymmetry between the two contacts). Hence, the ac substrate resistance is approximately equal to the differential resistance at zero bias between the two contacts when the second substrate pad is kept floating. This resistance was estimated from the slope of the I -V characteristics (Fig. 9) . Although the I -V characteristics shown in Fig. 6 were obtained with the gate floating, the self-biasing of the gate should ensure full depletion (see Fig. 3 ), and the differential resistance thus obtained should be accurate for modeling. From our model of Fig. 7(b) , this resistance should correspond to 2R s .
These extracted values of resistances were used to fit the frequency dispersion data presented in Fig. 4 (see Fig. 10 ). For these fittings, the values of C g ∼ 180 pF, C ox ∼ 90 pF, and C s ∼ 50 pF were used. The deviations of C g and C ox from the expected values could be ascribed to the changes in the film thickness/quality (especially the TEOS oxide) during the processing after the deposition step. For the fully depleted device layer, the depletion capacitance of the MOS capacitor should be a maximum of 18 pF. The difference in the value of C s and the depletion capacitance is ascribed to not accounting for the coupling through the buried oxide and the handle and also to the simplicity of this lumped equivalent circuit. Ideally, a thick buried oxide layer is desired to reduce the coupling through the handle layer. However, for the wafer used, the buried oxide was 1-μm thick, which is close (∼2×) to the gate oxide thickness and hence can lead to significant coupling through the handle layer.
The lumped circuit model allows us to gain an understanding of the device operation but may be insufficient to describe the overall impedance and quality factor, especially at higher frequencies. Based on the model described earlier, the device capacitance depends on the resistance of the semiconductor layer and the operating frequency. The device capacitance will show sensitivity to illumination as long as the resistance of the semiconductor layer is sensitive to it. However, the sensitivity of the device capacitance could be enhanced through the effect of the operating frequency. Moreover, changing the operating frequency shifts the sensitivity range of illumination toward higher or lower intensities, as schematically shown in Fig. 11 . As a result, a wide dynamic range can be sensed by using the ac frequency as a variable electrical filter. Although this device could be operated as a conventional MSM detector employing the two substrate terminals, the introduction of the gate terminal and capacitive sensing leads to superiority through tunable sensitivity.
VI. CONCLUSION
In conclusion, we have presented a novel photoimpedance sensor on FDSOI substrate, which could be used as an ac photocapacitive sensor or a dc photoresistive MSM sensor. When used as a capacitive sensor, the frequency dispersion of the capacitance allows tuning the sensitivity of the device. The window of sensitivity of the device is determined by the ac frequency used. Higher ac frequencies are better suited for measuring higher power densities. Effectively, the ac frequency of operation serves as an electrical filter, allowing only certain intensities to be seen by the sensor. By sweeping the frequencies, we could obtain more than five orders of magnitude dynamic range. We estimate that with design improvements and parameter optimization, the sensor could demonstrate the dynamic range exceeding at least six orders of magnitude. This device could be made a part of the tank of an LC oscillator to lead to a frequency-modulated RF signal in response to illumination [10] , [14] , [15] .
